In a superscalar processor, instructions of various types flow through an execution pipeline, traversing hardware resources which are mostly shared among many different instruction types. A notable exception to shared pipeline resources is the collection of functional units, the hardware that performs specific computations. In a trade-off of cost versus performance, a pipeline designer must decide how many of each type of functional unit to place in a processor's pipeline. In this paper, we model a superscalar processor's issue queue and functional units as a novel queuing network. We treat the issue queue as a finite-sized waiting area and the functional units as servers. In addition to common queuing problems, customers of the network share the queue but wait for specific servers to become ready (e.g., addition instructions wait for adders). Furthermore, the customers in this queue are not necessary ready for service, since instructions may be waiting for operands. In this paper we model a novel queuing network that provides a solution to the expected queue length of each type of instruction. This network and its solution can also be generalized to other problems, notably other resource-allocation issues that arise in superscalar pipelines.
Introduction
In a superscalar processor, instructions of various types flow in parallel through a pipeline of several stages, such as the simple pipeline shown in Fig However, as observable in Figure 1 , there is one portion of the pipeline in which each specific type of instruction must travel a type-specific path into their respective functional units (FU), where the operation (addition, multiplication, etc.) is completed. At this stage of the pipeline, an issue queue (IQ) acts as a buffer and holds instructions until they can be issued to an FU. To be ready for issuing, an instruction must meet the following criteria:
1. each of this instruction's operands is ready; 2. there is an available FU of this instruction's type.
If either of these criteria is not met in a particular clock cycle, the instruction shall remain in the IQ indefinitely. Given that modern CPUs exploit instructionlevel parallelism, there are typically several of each type of FU to serve multiple instructions of a single type at a time. Clearly, in a system with bandwidth B between the IQ and the FUs, it would be optimal to have the number of each type of FU equal to B to fulfill its potential. In such a configuration, criteria (2) is always satisfied and we should intuitively expect higher throughput than a configuration with any fewer FUs. However, FUs are expensive in many dimensions, including economic cost, chip space, and idle power consumption.
So by configuring a system to have ample FUs of each type, we optimize system performance with respect to this parameter but accept a serious tradeoff in cost.
On the other hand, using just one FU for each instruction type to minimize costs instead may easily waste some instruction-level parallelism. To overcome this problem, an FU configuration must be chosen to exploit instruction-level parallelism available while maintaining a reasonable cost.
Choosing the best combination of FUs is inherently difficult due to the size of the respective state space. To analyze a possible FU configuration for a particular system, extensive simulation runs have to be performed to determine the performance implications of the chosen configuration. In this paper, we take a novel approach to analyzing an FU configuration by deriving a mathematical model to predict the expected number of instructions of each type that are queued in the pipeline stage immediately preceding the FUs. • the number of FUs for this type (and its execution/input latency),
• the prevalence of this type of instructions (i.e. its occurrence frequency), and
• how likely an instruction of this type in IQ is operand-ready to be issued.
Clearly the first parameter is readily available, given as an input parameter for the network. Each of the other two instead is real-time program execution dependent, acquisition of which can be either empirically derived or inferred based on system configuration.
As an illustrating example, a system of two instruction types is first consid- Abstracting the model even further, we may derive a queuing network as shown in Figure 3a . Here, we have a queuing network with dynamically-sized queues with the restriction that their total size is less than N (the physical IQ size) and that the bandwidth does not exceed that of the physical IQ. In keeping with queuing-theory convention, we label the distributions of incoming instructions as λ t and FUs (service units) as µ t for each unique instruction type t.
Finally, we can generalize the IQ into the queuing network shown in Figure 3b. This generalization depicts a queuing network for an IQ in a system that supports T unique instruction types, hence we have T unique queuing lanes. To keep the model consistent, we must apply to Figure 3b the constraints that each logical queue can be up to length N , but also that the sum of all queues cannot exceed N . 
In addition to being concise, we can extract from a transition matrix important properties of the underlying Markov chain. Of interest to us in this paper is the steady-state distribution, which, for some transition matrix P , is a row vector π which exhibits the property
and, more importantly, each element π i holds the steady-state probability of state i, i.e., the percentage of time that the Markov chain will be in state i as it transitions indefinitely. From 2, it is clear that π is obtained by finding the eigenvector of matrix P whose eigenvalue is equal to 1. This paper is structured as follows. Section 2 discusses some work related to this area, including FU configuration optimization and queuing networks.
Section 3 describes the general algorithm which will be used in this paper to model an IQ as a Markov chain. Section 4 details the algorithm while considering a processor which supports a single instruction type, and shows a small example as we proceed through the section. Section 5 details the a processor which supports an arbitrary number of instruction types, and thus the ultimate goal of this paper. Section 6 shows an example of modeling a small IQ with the queuing network and algorithms described in this paper. Section 7 compares the algorithm and model to a simulation of a benchmark program to validate the model. Section 8 uses the presented theory to develop an optimization problem that shows how the proposed model can be applied.
Related Work
As discussed in Section 1, one could solve the problem of deriving an appropriate FU configuration by simply having many of each type of FU. However, the economic drawbacks of such a scheme typically outweigh the performance gain. One such economic problem is the power consumption of excess FUs, which must consume power even when not in use via static power dissipation. Previous research has been done to empirically derive optimal FU configurations via simulation [2] . Such approaches typically only examine the overall throughput of the processor to determine how well a particular configuration fits a processor, whereas our goal is to examine the pipeline effects of each configuration.
Reconfigurable computing [3, 4, 5, 6, 7, 8, 9, 10, 11] aims to do away with preconfigured FU pools. In such a scheme, an FPGA-like architecture is customized to the application at hand, and can be altered whenever the instructions to be executed change. For example, if a reconfigurable computing scheme was used to run a program consisting of primarily integer instructions, the majority of the FU-dedicated hardware can be configured to perform integer operations, while only a small portion be configured for floating-point operation. However, if this same architecture were used for a floating-point-intensive program, it can be configured in the opposite manner. Reconfigurable computing has been shown to have great increases in performance and efficiency. However, in such a system, there may not be a priori information ready for reconfiguration in real time and the process overhead of reconfiguration may easily outweigh the gain in performance thus acquired. In addition, the extra hardware overhead required for the system to be reconfigurable may easily diminish its intended benefit in cost efficiency, and the system thus configured may not be at all as efficient compared to an ordinary system.
None of these approaches mentioned above attempts to derive the mathematical abstraction of the FU configuration. Having a way to model the IQ abstractly will allow the derivation of results which are not affected by the parameters or limitations of a simulator. Having a way to choose an optimal FU configuration may be able to optimize cost compared to simpler approaches, and may be able to optimize performance compared to approaches such as reconfigurable computing.
Related work in queuing theory describes the solution of many types of queues [12] . Existing queues and their solutions include many network configu- or even no waiting area at all (if no server is ready, an arriving customer leaves immediately). Impatient customers are also considered, which models customers that leave a queue after a certain wait time. Networks of queues, such as a sequence of queues that a customer may traverse, are also common problems and have many applications in computer networks including job scheduling and thread I/O [13] . Typical parameters to current queuing networks include the input process (arrival of customers), the service process (service time distribution), and the number of servers [12] . The typical objectives of a queuing network problem is to determine the wait times for customers and the expected queue length.
However, no documented queuing network is applicable to our goal of modeling a superscalar processor's IQ. Our network must model a single, finite waiting area. Some unique attributes also apply to our network:
1. Customers in the waiting area wait for a specific type of server to be ready 2. Customers in the waiting area are not necessarily ready for service 3. The arrival and service of customers occur during discrete, alternating time periods
The first unique constraint considers that an operation of a certain type must wait for a FU of that type to be ready. The second unique constraint models the fact that instructions can be dispatched to the queue before their operands are ready, rendering them unready for computation despite occupying a slot in the finite waiting area. The third considers that a superscalar processor has discrete pipeline stages: the IQ is partially emptied as instructions are sent to the FUs, then afterwards the IQ is replenished with new instructions. This is in contrast to typical queues, where service events are independent of arrival events. These properties separate our work from existing queuing theory work.
Constructing the Model
In common queuing networks, a closed-form solution can usually be derived to describe the metrics of the network [12] , including estimated wait time, estimated queue length, etc. However, a queuing network such as in Figure 3b has no known derivation. We aim to develop a model that takes as input two variables:
1. The distribution of incoming instruction rates, λ 2. The probability of readiness for each instruction types, ρ where elements λ t ∈ λ and ρ t ∈ ρ are the incoming distribution and readiness rate for instruction type t, respectively. Moreover, we are interested in not just the overall IQ occupancy, but the length of each subqueue (see Figure 3b ). We set up the model such that each state contains information about each type of instruction in the IQ, and therefore reveals the length of each subqueue for every instruction type.
For the sake of simplicity, we start by considering an IQ in a system which has just one instruction type and derive the transition matrix of the IQ. Building on the model of the single instruction type, we then derive a model for a system with an arbitrary number of instructions in the same manner. As it turns out, constructing a model for an arbitrary number of instructions can be done simply by using the joint probabilities that are derived for the model with just a single instruction type.
Modelling a Single Instruction Type
We begin by considering a system which has only one type of instruction and, therefore, one type of FU. To model this system as a Markov chain, we first describe that state space. Since the state space of an IQ Markov chain model is the set of all possible combinations of IQ occupancy, the state space for a system with a single instruction type can be described as
where N is the size of the IQ and s i represents the state when the IQ has exactly i instructions currently residing in it. That is, the state space consists of one state for each possible number of instructions up to N , the size of the IQ. show that by multiplying these matrices together, we may derive the complete transition matrix of the IQ; that is, P = C × A.
Single-Type Consumption Model
In this section, we build the consumption matrix C to represent the consumption of instructions from the IQ to the FUs. During the issue stage of the pipeline, instructions are sent from the IQ to appropriate FUs. There are two factors which limit the number of instructions issued:
1. 
Third, we consider the case that i − j = F , or that every FU gets issued an instruction. This is simply the case that at least F instructions in the IQ have their operands ready. Let ρ represent the probability of an instruction being ready for issue. Given that there are currently i instructions in the IQ, the transition probability under this situation is the probability when at least F are ready, which can be calculated as
Fourth, and finally, we consider the case that 0 ≤ i − j < F , or that fewer instructions were issued than there are FUs. This case reduces to the probability that exactly i − j instructions in the IQ are ready for issue given that there are i instructions in the IQ. Therefore we have the corresponding transition probability as
Note that for j = 0, i.e., when every instruction in the IQ was issued, this equation reduces to
which represents the probability of every instruction in the IQ being ready for issue.
To summarize the transition probabilities from state s i to state s j during issue, we have
We may then use the cases in Equation 5 to populate an issue-stage transition matrix (consumption matrix) for the issue Markov model of an IQ.
We conclude this subsection with a small example. Suppose that we have a system with an IQ of three entries and two FUs serving instruction of only one instruction type which has its readiness probability ρ equal to 0.6. Again with the state space S = {s 0 , s 1 , s 2 , s 3 }, the corresponding consumption matrix of dimension |S| × |S| can be constructed and populated with Equation 5:
1.000 0.000 0.000 0.000 0.600 0.400 0.000 0.000 0.360 0.480 0.160 0.000 0.000 0.648 0.288 0.064
in which C i,j denotes the transitioning probability from i instructions to j instructions in IQ. Note that this matrix is necessarily lower-triangular, since we are describing the probabilities of instructions being consumed and therefore we must transition to a state no greater than the current one. Also interesting to note is that in the lower-left triangle of this matrix we may also get zero-valued entries. These entries represent states which cannot be transitioned to due to insufficient functional units. For example, C 3,0 = 0 because 3 − 0 > 2. That is, since we have only 2 FUs, it is impossible to issue three instructions in one clock cycle (and thus, it is impossible to transition from state s 3 to state s 0 in one issue cycle).
Single-Type Arrival Model
In Therefore, in this case, the probability of transitioning to state j is the case that exactly j − i instructions are ready for dispatched. Since the arrival of instructions is modeled by a(x), we have
Third, and finally, we have the case that j = N . In this case, transitioning from state s i to state s j implies that enough instructions have arrived to fill up the IQ. Since this is the last case in a partition of the probability space, the likelihood of this case is the complement of the total likelihood of the previous cases. That is, To summarize the transition probabilities from state s i to state s j during dispatch, we have
Suppose that the instruction's incoming rate into the IQ follows the Poisson distribution with mean 1, i.e.,
where a(k) is the probability of k instructions being ready for dispatch (arrival) to the IQ in any clock cycle. An example of this equation when applied to a queue of 32 entries is depicted in Figure 4a 
in which A i,j denotes the transition probability from i instructions to j instructions in IQ. From to the "shift nature" aforementioned, in the arrival matrix we see that the arrival distribution in each row is exactly one entry shifted right from the next row above, except for the last entry also including the last one from the row above. That is 
Furthermore, we note that the post-issue stage is an arbitrary state and denote it as s m and write
and we have that the probability of transitioning from state s i to state s j in one clock cycle is the probability of Equation 15 for all possibilities of the arbitrary s m . Since each value of s m ∈ S creates an independent event, we may say that
where C is the consumption matrix derived in 
which indicated that this three-entry IQ would be empty during 17.1% of clock cycles and be full 23.1% of clock cycles, and the expected queue length is:
Modeling an Arbitrary Number of Instruction Types
In this section, we consider a system which has an arbitrarily-sized set of unique instruction types {I 1 , I 2 , ...I T }, that is, a system with T different types of instructions for some T ∈ N, where each I t denotes a type of instruction.
A system such as this one resembles a realistic CPU where instructions come in the form in integer addition, integer multiplication, floating-point addition,
etc., and each instruction type must be issued to a corresponding type of FU.
We take the simple probability models derived in Section 4 and show that by using joint probabilities of each instruction type we may develop a model of FU configuration for an arbitrary system.
State Space and State Labeling
In this subsection we describe the state space and assignment of a state to an IQ which may contain any number of arbitrary instruction types. For a system with T instruction types, we can describe the IQ during an arbitrary clock cycle by the number of each type of instruction currently inside the IQ.
Let n t denote the number of instructions of type I t currently residing in the queue. We may then view this enumeration as a set of T -tuples n 1 , n 2 , ..., n T and use this T -tuple as a state. Collecting all possible T -tuples, we have that the state space of such a system is S = n 1 , n 2 , ..., n T n t ∈ N,
where T is the number of unique instruction types and N is the size of the IQ.
Lastly, we observe that, with a simple theory of permutation and combination, the number of states for a system with T instruction types and an IQ size of N is |S| = (T + N )! N !T ! which indicates that the state space of this problem is of a size of exponential of T and N , a size simply too large for any attempt to perform exhaustive simulations to cover them all.
Matrix representation
To create a model for a multi-instruction-type system, we again will use transition matrices to describe the use of the IQ and its transitions during both the arrival and consumption stages of the pipeline. In the previous case of a single instruction type, we used matrices of size of |S| × |S|, where S is the state space and |S| = N + 1. Each state s was assigned its own row and column, and the entry P i,j was the probability of the transition s i → s j . A similar approach is adopted here for the multi-instruction-type case, with the only exception being that states are N -tuples rather than integers. That is, for each model, we will use a transition matrix of size |S| × |S|. Each state n 1 , n 2 , ..., n T will be mapped to an index and assigned one row and one column in the matrix.
Each element of the matrix P i1,i2,...,iT , j1,j2,...,jT holds the probability of the transition i 1 , i 2 , ..., i T → j 1 , j 2 , ..., j T .
Multiple-Type Consumption model
In this section, we derive a model for the issue stage of the pipeline and i.e., the expected number of instructions that will be issued in one clock cycle based on the state of the IQ. We use this equation as a marginal probability and show that the transition probability in a system with an arbitrary number of instruction types is the joint probability of all instruction types as described 
where p
it,jt is defined by Equation 5 for the single-instruction-type consumption model for instruction type I t . Note that each different instruction type may come with a different readiness parameter ρ for its consumption model.
For example, for a three-instruction-type system with instruction types from {I 1 , I 2 , I 3 }, the probability of transitioning from state 4, 5, 3 to state 3, 1, 2 is p( 4, 5, 3
Represented is matrix form to derive the final consumption matrix C for this three-instruction-type system, the entry at the row assigned for state 4, 5, 3 and the column assigned for state 3, 1, 2 can then be derived as
it,jt represents the respective consumption matrix for instruction type I t . Thus
Multiple-Type Arrival model
In this section, an arrival model and matrix A for the dispatch stage of the multi-instruction-type pipeline is to be derived by using the joint probability of 
Case 1:
In this case the IQ is not full at the end of the dispatch stage. This implies all arriving instructions (or all yet-to-dispatch instructions in the ROB) were able to be dispatched into the IQ, as evidenced by the leftover space after allocation.
Therefore, in this case, the probability of the transition s i A − → s j is simply the joint probability that, for each instruction type t, exactly j t instructions were ready for dispatch. In other words, we have that for
it,jt is defined by Equation 8 for the arrival probability for the instruction type I t , which is due to that each different instruction type may come with a different arrival distribution (λ) for its arrival model. Similar to the consumption model derivation process which results in Equation 24, we have for all the entries of this arrival matrix A that satisfy t j t < N ,
Case 2:
In this second case the IQ becomes full at the end of the dispatch stage. In the single-type case, this transition is from state i to state N where N is the IQ size. Therefore, this was the probably that at least N −i instructions were ready to arrive. However, in the case of multiple instruction types, there are multiple boundary states. For example, with a 3-entry IQ and 2 instruction types, we have instead a total of four boundary states 0, 3 , 1, 2 , 2, 1 and 3, 0 . When the IQ becomes full, we must partition the probability between these boundary states.
Take the example of a transition from state 0, 0 to a boundary state 1, 2 .
The probability of this transition are from all events in which at least three instructions arrive, and that the combination of the first three instructions dispatched is one of type I 1 and two of type I 2 .
We can compute the probability of at least three instructions arriving by subtracting from 1 the probability that fewer than three instructions arrive using previously-derived equations. To do so, we can simply iterate over the states whose IQ occupancy is less than N (which is 3 in this case) and sum all their probabilities. If we denote the probability of at least three instructions arriving as p(3 + ) and have S * denote the set of all states that are not boundary states, we have that p(3 + ) thus derived includes all the probabilities reaching each of the four boundary states. Another probability needs to be factored in to produce the intended probability of reaching only state 1, 2 . That is, one of the first three incoming instructions have to be type I 1 , and the other two type I 2 . Since order of the three does not matter, the total number of possible combination is (1+2)! 1!2! = 3, each with a probability of
where p I1 and p I2 each denotes the probability that an arbitrary incoming instruction is type I 1 and I 2 , respectively. Note that these values can be easily derived from the instruction-specific arrival distributions λ 1 and λ 2 . Namely,
where each µ i represents the mean of the incoming distribution λ i . This can be generalized for a T -instruction-type system, that is, the probability that the next incoming instruction being type I t is
For this example, the transitioning probability from state 0, 0 to a boundary state 1, 2 is then
Note that the term (1+2)! 1!2! in this equation is the total number of permutations, which we also could denote more formally as the multinomial coefficient of a set of cardinality 3 with element multiplicities of 2 and 1. When extended to a general case, the total number of permutations becomes ( n t )!/ (n t !) where n t represents the number of instructions that should come in during the current arrival stage.
We may then generalize this equation from some starting state s i = i 1 , i 2 , ..., i T to some boundary state s j = j 1 , j 2 , ..., j T as
where n t = j t − i t , that is, the number of instructions of type I t that should be dispatched, and S * is the set of all non-boundary states, i.e.,
Multiple-Type Complete Model
Once the consumption model and arrive model are both derived, the complete model for multi-instruction-type case can be easily obtained following exactly the same process presented in Section 4.3 for the single-type-instruction case, namely, by multiplying the consumption and arrival matrices to produce one transition matrix which completely describes the IQ's behavior. That is, P = C × A.
Example
In this section, we walk through an example implementation of the proposed algorithm using a simple, small system. Suppose that we have a system with a three-entry IQ (N = 3) and two instruction types {I 1 , I 2 } (T = 2). Furthermore, we may enumerate the state space as
where n 1 , n 2 represents the state during which the IQ holds n 1 and n 2 instructions of types I 1 and I 2 , respectively.
As aforementioned, the proposed algorithm requires three inputs to produce a model with the following assumptions:
• the incoming rates of each instruction type: λ 1 = Poi(1.5), λ 2 = Poi(1.0)
• the probability of instructions being ready for issue: ρ 1 = 0.75 for I 1 and ρ 2 = 0.8 for I 2 ;
• the FU configuration: two FUs for I 1 and one FU for I 2 .
To simplify the state labeling, and enable the mapping of states to matrix 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.00 For each of subsequently-generated consumption, arrival and the final transition matrices, C, A, and P , it should be understood that each matrix is of size 10×10
with their row and column indices ranging from 0 to 9. Specifically, the entry P i,j represents the transition probability from state i to state j as mapped under this enumeration. For example, the entry P 3,6 will hold the transition probability from state 0, 3 to state 1, 2 .
The consumption matrix C is built by first finding, for each instruction type For all the other entries (Case 2) that the end state is one of the boundary states, Equations 29 is used. Also note that the number of instructions for any instruction type cannot decrease, that is, the corresponding entry will be 0:
where s i = i 1 , i 2 , ..., i T and s j = j 1 , j 2 , ..., j T . The final arrival transition matrix A is as shown in Figure 5b .
Multiplying the consumption and arrival matrices results in the per-clockcycle model P as shown in Figure 6 . If we neatly rearrange these probabilities into an organized state space we obtain the result as shown in Figure 7 . On the horizontal axis is the number of instructions of type I 1 , and on the depth axis is the number of instructions of type I 2 . Vertically, we show the estimated percentage of time the IQ will spend in each state.
From the results of the Left Perron vector, we see that the IQ is full during approximately 67% of clock cycles, when n 1 + n 2 = 3 for all states n 1 , n 2 . One conclusion we can make is that adding more FUs to the system would alleviate the bottleneck in the IQ since it is full relatively often. In addition, the IQ usage is slightly dominated by instructions of type I 1 , which is because the arrival rate of type I 1 (µ 1 = 1.5) is higher than one of type I 2 (µ 2 = 1), coupled with the 
where n t is the number of instruction of type I t in state s. That is, we sum the t th index of each state s multiplied by the probability of being in state s. We have then
The overall queue length can be derived using
or simply
which leads to L = 2.51, a relatively tight IQ utilization.
The most important analysis is to determine if the employment of various functional units leads to the best throughput. Adding more FUs for sure will increase throughput, but it remains to be determined that which type of FU should be invested in order to obtain the most increase in throughput. Note that for all instructions of various types to flow through IQ in a "congruent"
manner, that is, no instructions of any type is more "stagnant" than the others, which would subsequently cause instructions of other types to slow down as well due to data dependency among instructions across types. Such a congruency can be measured by how closely matched the ratios of arrival rate and expected queue length among all instruction types are. Let this "flow ratio" be denoted as R t for instruction type I t , and
where µ t is the mean of the incoming distribution for type t. The higher R t is, the better the instructions of type I t are flowing through the IQ. Thus we have
which shows that the FUs for type I 2 are more utilized than those for type I 1 .
This may call for an increase of the FU number for I 2 to see if the balance between R 1 and R 2 can be further improved. Or strictly theoretically speaking, the number of functional units for type I 2 should be increased by a factor of 1.256 (i.e., R 1 /R 2 ) in order to match the flow ratio between the two types of instructions.
Model Validation
In this section we apply the proposed technique and validate its accuracy.
That is, we intend to experiment with how well the proposed model predicts the IQ usage under a given configuration. We will experiment using the SimpleScalar [14] simulator with the SPEC CPU 2006 benchmark suite [15] . The benchmarks are compiled with the Alpha instruction set architecture. The simulator configuration used in shown in Table 1 .
Generally, queuing theory solutions are parameterized and leave it to the application to infer the parameters to use the model. Since the proposed model is a queuing theory model and therefore requires parameters a priori (the values for λ and ρ ), we validate the model by first running simulations and gathering statistics. We then use the statistics to infer the parameters to the model. We then query the model with the parameters to predict the queue lengths. We then compare the models prediction vs. the simulation results to validate how closely the model matches the IQ-FU instruction flow. We focus on the two most utilized instruction types from each benchmark. We find that in practice in this environment, an individual benchmark uses no more than two instruction types in meaningful quantities. Figure 8 shows the results from the simulations comparing the predicted queue lengths against the actual values. Overall, a very respectable average prediction error rate of 20.1% is observed. The discrepancies most likely are due to the parameters empirically acquired, namely the λ's and ρ's which may vary from benchmark to benchmark by a somewhat significant 
As An Optimization Problem
In this section we use the proposed model to create an optimization problem that can be applied in practice. Suppose we have some FU configuration F , where |F t | represents the number of FUs for instruction type t. Using the proposed model, we can determine the mean length of the queue for each instruction type t under the configuration F as ℓ(t, F ) via Equation 30. Since a lower mean queue length indicates faster throughput, ℓ(t, F ) becomes more costly as it rises.
Similarly, each FU of type t costs c(F t ), and therefore having |F t | FUs costs |F t | · c(F t ). Therefore we can say that the total cost of configuration F is
For T instruction types, equation 32 results in a convex, T -dimensional curve embedded in a (T + 1)-dimensional space, and minimizing for some given cost parameters would result in an optimal F .
For example, say we have t 0 as multiplication and t 1 as division. Since dividers require a more complicated circuit and more power than multiplication, we can assign costs c(F 0 ) = 1 and c(F 1 ) = 3. If we have an IQ of size 16, incoming distributions λ 0 = Poi(2), λ 1 = Poi(1), and readiness rates ρ 0 = ρ 1 = 0.8, we can derive the cost curve across the state space of F . Examining Figure   9a , we see that under these parameters the optimal FU configuration is |F 0 | = 3, |F 1 | = 2 (i.e., 3 multipliers and 2 dividers) with a cost of 13.4. If we double the costs of the FUs and fix the remaining parameters, we see in Figure 9b that the optimal FU configuration drops to |F 0 | = 2, |F 1 | = 1 for a cost of 21.5, as we should expect since the only parameters to have changed are the costs of the FUs which are now more expensive relative to queue length.
Lastly, note that since 32 is convex, in practice we can use hill climbing to quickly find an optimal configuration starting from a configuration of 1 FU of each type and ascending through the state space.
Conclusion
In this paper we described a novel queuing network comprised of a shared waiting area with variably-sized pools of unique server types. Customers in the waiting area wait for availability of a specific type of server and cannot be served by any other type. Furthermore, a customer in the waiting area is not necessarily ready for service. We showed how to fit a superscalar processor's IQ-FU configuration to such a model with instructions as customers and functional units as servers. We showed how to solve for the expected queue length of each instruction type, revealing the efficiency of an arbitrary FU configuration and the IQ usage of every instruction type. We also showed how the proposed theory can be applied in practice as an optimization problem.
